Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- Nanyang Technological University
- California State University San Marcos
- Delft University of Technology (TU Delft)
- INESC ID
- Northeastern University
- Fraunhofer-Gesellschaft
- New York University
- Oak Ridge National Laboratory
- AALTO UNIVERSITY
- Boise State University
- California State University, Northridge
- European Space Agency
- Grenoble INP - Institute of Engineering
- IMEC
- Instituto de Telecomunicações
- NEW YORK UNIVERSITY ABU DHABI
- NTNU Norwegian University of Science and Technology
- Nicolaus Copernicus Astronomical Center
- The California State University
- The Ohio State University
- UNIVERSIDAD POLITECNICA DE MADRID
- Ulster University
- Universitat de Barcelona
- University of Colorado
- University of Delaware
- University of Oxford
- University of Southern Denmark
- University of Sydney
- University of Washington
- 20 more »
- « less
-
Field
-
programming language, such as MATLAB, Python, C etc and/or hardware description language such VHDL or Verilog. Excellent communication (both writing and oral) and interpersonal skills. Can work independently or
-
research on open-source processor architectures and hardware accelerators, including RISC-V based designs. Design, implement, and evaluate digital ICs using Verilog/SystemVerilog and related hardware
-
: Strong programming skills in languages such as C++, Python, and, preferably, Julia. Proficiency in hardware design using Verilog and High-Level Synthesis (HLS) for ASIC and FPGA platforms. Demonstrated
-
design and EDA research initiatives. Design, implement, and evaluate digital ICs using Verilog/SystemVerilog and related hardware description languages. Develop and optimize EDA workflows for processor and
-
and hardware accelerators, including RISC-V–based systems. Design, implement, and evaluate digital ICs using Verilog/SystemVerilog and related hardware description languages. Develop and optimize EDA
-
(Robot Simulation & Offline Programming), Microsoft Office Suite Programming Languages: Hardware-Level & Digital Design: Verilog, VHDL, Assembly. Data Science & Machine Learning: Python (Pandas, NumPy
-
verilog RTL design and testbench preparation (40%) Academic Curriculum (30%) The evaluation panel assigns a classification to each of the candidates on a scale of 0 to 100 points, ranking the candidates
-
, methodologies, tools, and techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets
-
, methodologies, tools, and techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets
-
description language such VHDL or Verilog. Excellent communication (both writing and oral) and interpersonal skills. Can work independently or in a team. Willingness to take initiative. Applicants to provide