Sort by
Refine Your Search
-
electronics for sensor readout systems, including ASIC and SoC design and verification. Strong experience in hardware–firmware co-design for data acquisition and processing pipelines, including FPGA-based
-
@rmit.edu.au For further information regarding recruitment processes, please contact Jennifer Pham, Senior Talent Acquisition Advisor via email at jennifer.pham2@rmit.edu.au Please do not share your application
-
@rmit.edu.au For further information regarding recruitment processes, please contact Jennifer Pham, Senior Talent Acquisition Advisor via email at jennifer.pham2@rmit.edu.au Please do not share your application
-
accurate and detailed records of research processes and outcomes. Participate in periodic meetings with the research team. Complete required tasks at the office (if not agreed differently) and meet deadlines
-
professionals in Vietnam. Maintain accurate and detailed records of research processes and outcomes. Participate in periodic meetings (online and offline) with the research team. Complete required tasks
-
January 2026, the University will also consider gender-based violence (GBV) risk factors as part of our recruitment processes. All applicants will be required to complete a gender‑based violence
-
to develop computational models for engineering decision making, ideally in manufacturing and engineering scenarios. Familiarity with metal additive manufacturing processes and design for additive
-
the Aboriginal and/or Torres Strait Isla n der community. At RMIT, we are committed to supporting adjustments throughout the recruitment and selection process, as well as during employment. We actively support and
-
and inclusive environment, from 1 January 2026, the University will also consider gender-based violence (GBV) risk factors as part of our recruitment processes. All applicants will be required