Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Field
-
connected to the ANR PRC AATLAS project (coordinated by Alexandre Locquet), which provides the FPAA+FPGA platform, hardware ecosystem and energy-benchmarking framework. The thesis will be carried out in
-
change You will work on the design, simulation, and testing of digital control concepts (e.g., using MATLAB/Simulink or Python) You will implement these on FPGA boards and evaluate them in terms
-
background in AI-enabled signal processing and machine learning algorithms, have experience with embedded platforms (e.g., NPU, FPGA, ARM Cortex-M), be proficient in programming languages like C, C++ and
-
approach that bridges the analog and digital domains. The research will focus on integrating high-performance analog front-ends--critical for signal purity--with modern FPGA-based digital signal processing
-
well as an understanding of the FPGA architecture. User experience design and implementation. 15% Multi-institutional Project Development: Participates in multi-institutional planning. Travel for development and for
-
Description Languages is required as well as an understanding of the FPGA architecture. User experience design and implementation. 15% Multi-institutional Project Development : Participates in multi
-
Description of the offer : Magnetic Random Access Memories are now commercial products as cache memories or fast/low-power memories such as in FPGAs. Opening new markets such as fast and massive RAM
-
how these techniques can support energy-efficient learning mechanisms while also maintaining strong security. A key outcome will be an FPGA prototype demonstrating a small neural network with secure
-
, while experience with FPGA-based development would be ideal. The role involves regular travel to partner sites for meetings and demonstrations, so applicants must be willing and able to travel. A valid UK
-
. Extensive experience in embedded C/C++ programming for hard real-time systems, including implementation of control algorithms on DSPs and FPGAs. 3–4 years of hands-on experience in VHDL/Verilog programming