Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- Pennsylvania State University
- ;
- Fraunhofer-Gesellschaft
- National University of Singapore
- California State University San Marcos
- Nature Careers
- Princeton University
- UNIVERSITY OF SURREY
- DAAD
- Georgia Southern University
- Lawrence Berkeley National Laboratory
- Max Planck Institute for Extraterrestrial Physics, Garching
- McGill University
- Queen's University Belfast
- Radix Trading LLC
- Sam Houston State University
- Texas A&m Engineering
- The University of Queensland
- University of Birmingham
- University of California
- University of San Francisco
- University of Southern California
- University of Southern Denmark
- University of Surrey
- VIETNAMESE-GERMAN UNIVERSITY
- Virginia Tech
- 17 more »
- « less
-
Field
-
of embedded machine learning, neuromorphic hardware and deep learning accelerators. Want to get more information? Click here. What you will do Responsible for writing Verilog/ VHDL code for AI blocks Perform
-
engineering a strong background in digital design, hardware description languages (e.g. Verilog, VHDL, SystemC), reconfigurable architectures (e.g. FPGA, CGRA) What we expect from you: above-average degree
-
specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies. Analyze static, dynamic and complexity software tool outputs
-
specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies. Analyze static, dynamic and complexity software tool outputs
-
that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies
-
mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques
-
that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies
-
FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies. Analyze static
-
mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques
-
that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies