Sort by
Refine Your Search
-
Listed
-
Country
-
Employer
- Carnegie Mellon University
- California State University San Marcos
- The California State University
- UNIVERSIDAD POLITECNICA DE MADRID
- Fraunhofer-Gesellschaft
- Universitat Politècnica de Catalunya (UPC)- BarcelonaTECH
- European Space Agency
- Oak Ridge National Laboratory
- Universidade de Vigo
- VIETNAMESE-GERMAN UNIVERSITY
- Eindhoven University of Technology (TU/e)
- IMEC
- International Iberian Nanotechnology Laboratory (INL)
- Nanyang Technological University
- Nature Careers
- Radix Trading LLC
- The University of Western Australia
- University of Birmingham
- University of Cyprus
- University of Texas at Austin
- 10 more »
- « less
-
Field
-
, such as C or C++, into hardware description languages like Verilog or VHDL. This enables designers to create digital hardware (e.g., ASICs or FPGAs) more efficiently, by working at a higher abstraction
-
. Knowledge, Skills, and Abilities: Experience with modern software languages such as Python and C/C++, and hardware design languages including Verilog, VHDL, or other HLS languages Familiarity with software
-
. Knowledge, Skills, and Abilities: Experience with modern software languages such as Python and C/C++, and hardware design languages including Verilog, VHDL, or other HLS languages Familiarity with software
-
. Knowledge, Skills, and Abilities: Experience with modern software languages such as Python and C/C++, and hardware design languages including Verilog, VHDL, or other HLS languages Familiarity with software
-
, microarchitecture, and hardware/software co-design. Experience with RTL design (Verilog/SystemVerilog/VHDL) and integrating TLM with RTL for hybrid simulation environments is a plus. Familiarity with standard
-
sistemas embebidos y VHDL; Programación en C/C++ y/o Python; Conocimiento sobre VHDL y/o SystemVerilog. Un nivel alto de inglés, así como estar dispuesto a aprender español, también son necesarios para este
-
en C/C++ o lenguajes de programación similares. - Lenguajes de descripción de hardware como VHDL o Verilog/SystemVerilog. --------------- - Embedded software programming in C/C++ or similar programming
-
Python and/or MATLAB; familiarity with HDL (VHDL/Verilog) and FPGA design tools, e.g. Xilinx Vivado, Viti, is considered a plus Previous involvement in ESA, EU or other publicly funded research projects
-
to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software
-
or equivalent Skills/Qualifications Technical Skills: Digital design, HDL design: VHDL and SystemVerilog. Design with FPGAs. Cadence software: front-end and back-end (Genus, Innovus), Virtuoso. Specific