Sort by
Refine Your Search
-
Listed
-
Category
-
Employer
- Carnegie Mellon University
- Pennsylvania State University
- Brookhaven Lab
- Lawrence Berkeley National Laboratory
- University of Southern California
- Battelle
- California State University San Marcos
- Georgia Southern University
- Johnson & Wales University
- Oak Ridge National Laboratory
- Princeton University
- Purdue University
- Radix Trading LLC
- Texas A&m Engineering
- University of California
- University of Colorado
- University of San Francisco
- Virginia Tech
- 8 more »
- « less
-
Field
-
that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies
-
interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies. Analyze static, dynamic and complexity
-
FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies. Analyze static
-
mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques
-
development. Preferred Qualifications Ability to teach undergraduate courses in power, control systems, microelectronics, digital systems, linear systems, and programming languages, such as C/C++, Matlab, VHDL
-
verbal communication skills. Experienced professional with expertise in RTL design (Verilog, SystemVerilog, VHDL), IP integration, simulation, timing closure, and hardware deployment. Proficient in C/C
-
, or Matlab/Octave. Strong written and verbal communication skills. Experienced professional with expertise in RTL design (Verilog, SystemVerilog, VHDL), IP integration, simulation, timing closure, and hardware
-
towards a better solution > Proficiency with Python for unit testing > Experience coding in VHDL /verilog > Used Xilnix and/or Altera FPGAs > Familiar with Modelsim > Previously worked on large FPGA stratix
-
experience includes using MATLAB, GNU Radio, HDL Coder, REDHAWK, XMIDAS, VHDL/Verilog, C++, and/or Python for RF spectrum access applications. (2) Foundation in quantum mechanics, with additional emphases
-
environment. A working knowledge of hardware description languages, such as Verilog and VHDL. Experience with electronics simulation tools such as PSPICE Familiarity with semiconductor device development and