Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- Fraunhofer-Gesellschaft
- California State University San Marcos
- IMEC
- Nanyang Technological University
- Princeton University
- University of California
- Austrian Academy of Sciences, The Human Resource Department
- CEA
- DAAD
- Eindhoven University of Technology (TU/e)
- Lawrence Berkeley National Laboratory
- National University of Singapore
- North Carolina State University
- Queen's University Belfast
- Radix Trading LLC
- TU Dresden
- Tel Aviv University
- UNIVERSIDAD POLITECNICA DE MADRID
- University of Delaware
- University of Southern California
- University of Southern Denmark
- Virginia Tech
- 13 more »
- « less
-
Field
-
experience includes using MATLAB, GNU Radio, HDL Coder, REDHAWK, XMIDAS, VHDL/Verilog, C++, and/or Python for RF spectrum access applications. (2) Foundation in quantum mechanics, with additional emphases
-
, or related field. You have proficiency in one or more of the following: C, C++, VHDL, Verilog, Python, C#. You’ve built, analyzed, debugged, and/or tested bare-metal systems and are familiar with a CMSIS/HAL
-
technical communication skills. Preferred Qualifications: Experience with Xilinx FPGA development tools (Vivado) and Hardware Description Languages such as Verilog and/or VHDL. Experience with using
-
Languages such as Verilog and/or VHDL. • Experience with using instrumentation to test, characterize, and debug high-speed analog and digital electronics, including FPGAs and RF. • Familiarity with digital
-
towards a better solution > Proficiency with Python for unit testing > Experience coding in VHDL /verilog > Used Xilnix and/or Altera FPGAs > Familiar with Modelsim > Previously worked on large FPGA stratix
-
or Verilog Programming for Xilinx, or an engineering class Electrical Engineering industry or research experience Experience with ABET reporting Demonstrated commitment to actively engaging undergraduates in
-
of embedded machine learning, neuromorphic hardware and deep learning accelerators. Want to get more information? Click here. What you will do Responsible for RTL design (VHDL, Verilog) of digital blocks and
-
following: C, C++, VHDL, Verilog, Python, C#. You’ve built, analyzed, debugged, and/or tested bare-metal systems and are familiar with a CMSIS/HAL/specific peripheral driver. You have experience in one
-
, or related field. You have proficiency in one or more of the following: C, C++, VHDL, Verilog, Python, C#. You’ve built, analyzed, debugged, and/or tested bare-metal systems and are familiar with a CMSIS/HAL
-
of experience, or Master’s degree Demonstrated success creating digital designs with Verilog or VHDL Solid understanding of computer architecture Demonstrated skills with scripting, revision control, and