Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- Fraunhofer-Gesellschaft
- California State University San Marcos
- IMEC
- Nanyang Technological University
- UNIVERSIDAD POLITECNICA DE MADRID
- University of California
- Austrian Academy of Sciences, The Human Resource Department
- Chapman University
- DAAD
- Delft University of Technology (TU Delft); yesterday published
- Eindhoven University of Technology (TU/e)
- Lawrence Berkeley National Laboratory
- National University of Singapore
- North Carolina State University
- Oak Ridge National Laboratory
- Queen's University Belfast
- Radix Trading LLC
- TU Dresden
- Tel Aviv University
- The Ohio State University
- University of Delaware
- University of Illinois at Urbana Champaign
- University of Southern California
- University of Southern Denmark
- Virginia Tech
- 16 more »
- « less
-
Field
-
discipline Knowledge of Verilog or VHDL Programming skills in C/C++ Independent and self-organizing work style, as well as enjoyment of working in an international environment Good German and/or good
-
programmable gate arrays (FPGAs), hardware description languages (e.g. VHDL or Verilog), high-level synthesis (HLS), artificial intelligence and/or machine learning We offer you an excellent working environment
-
with software such as Altium, Eagle, KiCad etc are a plus. Knowledge in the operation and control of switched power converters of any kind. Programming skills (VeriLog, C++, Matlab, Simulink). Experience
-
hardware design (Verilog/VHDL), FPGA-based acceleration, etc. Experience with deep learning frameworks like PyTorch, Keras, or TensorFlow, and tools such as Jupyter Notebook, is expected. A strong foundation
-
to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software
-
UltraScale+ RFSoC, Altera Cyclone SoC); Good knowledge of C/C++ and familiarity with Verilog/VHDL HDL and communication between FPGA and CPU cores. The experiment control and automation of routine experimental
-
California State University San Marcos | San Marcos, California | United States | about 2 months ago
or Verilog Programming for Xilinx, or an engineering class Electrical Engineering industry or research experience Experience with ABET reporting Demonstrated commitment to actively engaging undergraduates in
-
, information technology or comparable with a master's or diploma degree Good knowledge in analog circuit design methodologies and signal integrity analysis Fundamental expertise in working with Verilog AMS
-
, methodologies, tools, and techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets
-
that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies