Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- Fraunhofer-Gesellschaft
- California State University San Marcos
- IMEC
- Nanyang Technological University
- Princeton University
- University of California
- Austrian Academy of Sciences, The Human Resource Department
- CEA
- DAAD
- Eindhoven University of Technology (TU/e)
- Lawrence Berkeley National Laboratory
- National University of Singapore
- North Carolina State University
- Queen's University Belfast
- Radix Trading LLC
- TU Dresden
- Tel Aviv University
- UNIVERSIDAD POLITECNICA DE MADRID
- University of Delaware
- University of Southern California
- University of Southern Denmark
- Virginia Tech
- 13 more »
- « less
-
Field
-
accelerator applications, especially storage ring lattice and orbit control. Proficient in RTL design (Verilog/SystemVerilog/VHDL), IP integration, simulation, timing closure, and FPGA deployment. Skilled in C
-
Engineering, or Computer Science, with relevant industrial or academic experience in digital hardware design, system modeling, and/or uArchitecture research. You are experienced in RTL design flows (Verilog
-
to an international team a strong background in one or more of the following areas: field programmable gate arrays (FPGAs), hardware description languages (e.g. VHDL or Verilog), high-level synthesis (HLS), artificial
-
with software such as Altium, Eagle, KiCad etc are a plus. Knowledge in the operation and control of switched power converters of any kind. Programming skills (VeriLog, C++, Matlab, Simulink). Experience
-
discipline Knowledge of Verilog or VHDL Programming skills in C/C++ Independent and self-organizing work style, as well as enjoyment of working in an international environment Good German and/or good
-
programmable gate arrays (FPGAs), hardware description languages (e.g. VHDL or Verilog), high-level synthesis (HLS), artificial intelligence and/or machine learning We offer you an excellent working environment
-
hardware design (Verilog/VHDL), FPGA-based acceleration, etc. Experience with deep learning frameworks like PyTorch, Keras, or TensorFlow, and tools such as Jupyter Notebook, is expected. A strong foundation
-
; Hardware description languages (e.g., Verilog) programming languages (C, C++ and ASM), scripting; Excellent written and spoken English; Communication and writing skills; Teamwork and autonomy. Location
-
interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies. Analyze static, dynamic and complexity
-
UltraScale+ RFSoC, Altera Cyclone SoC); Good knowledge of C/C++ and familiarity with Verilog/VHDL HDL and communication between FPGA and CPU cores. The experiment control and automation of routine experimental