Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- Nanyang Technological University
- California State University San Marcos
- Delft University of Technology (TU Delft)
- INESC ID
- IMEC
- NTNU Norwegian University of Science and Technology
- New York University
- Northeastern University
- Oak Ridge National Laboratory
- Boise State University
- California State University, Northridge
- European Space Agency
- Fraunhofer-Gesellschaft
- Grenoble INP - Institute of Engineering
- Imperial College London
- NEW YORK UNIVERSITY ABU DHABI
- NTNU - Norwegian University of Science and Technology
- Nicolaus Copernicus Astronomical Center
- The California State University
- The Ohio State University
- UNIVERSIDAD POLITECNICA DE MADRID
- Ulster University
- Universitat de Barcelona
- University of Colorado
- University of Delaware
- University of Southern Denmark
- University of Sydney
- University of Washington
- 19 more »
- « less
-
Field
-
: Strong programming skills in languages such as C++, Python, and, preferably, Julia. Proficiency in hardware design using Verilog and High-Level Synthesis (HLS) for ASIC and FPGA platforms. Demonstrated
-
, or related field. You have proficiency in one or more of the following: C, C++, VHDL, Verilog, Python, C#. You’ve built, analyzed, debugged, and/or tested bare-metal systems and are familiar with a CMSIS/HAL
-
, methodologies, tools, and techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets
-
, methodologies, tools, and techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets
-
. Extensive experience in embedded C/C++ programming for hard real-time systems, including implementation of control algorithms on DSPs and FPGAs. 3–4 years of hands-on experience in VHDL/Verilog programming
-
verilog RTL design and testbench preparation (40%) Academic Curriculum (30%) The evaluation panel assigns a classification to each of the candidates on a scale of 0 to 100 points, ranking the candidates
-
description language such VHDL or Verilog. Excellent communication (both writing and oral) and interpersonal skills. Can work independently or in a team. Willingness to take initiative. Applicants to provide
-
Design Experience with GitHub software Experience with TAK/ATAK Experience with low-level programming and scripting languages, such as C/Assembly, TCL, VHDL/Verilog, SystemC, etc. Experience in applying
-
, Verilog, or Verilog-AMS). Demonstrable creativity and originality in problem solving and circuit design. Good presentation, writing, and communication skills. Strong command of English (spoken and written
-
. Strong background in analog, mixed-signal, and RF circuit design. Hands-on RTL design experience (SystemVerilog, Verilog, or Verilog-AMS). Demonstrable creativity and originality in problem solving and