Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- Fraunhofer-Gesellschaft
- California State University San Marcos
- IMEC
- Nanyang Technological University
- UNIVERSIDAD POLITECNICA DE MADRID
- University of California
- Austrian Academy of Sciences, The Human Resource Department
- Chapman University
- DAAD
- Delft University of Technology (TU Delft); yesterday published
- Eindhoven University of Technology (TU/e)
- Lawrence Berkeley National Laboratory
- National University of Singapore
- North Carolina State University
- Oak Ridge National Laboratory
- Queen's University Belfast
- Radix Trading LLC
- TU Dresden
- Tel Aviv University
- The Ohio State University
- University of Delaware
- University of Illinois at Urbana Champaign
- University of Southern California
- University of Southern Denmark
- Virginia Tech
- 16 more »
- « less
-
Field
-
measure power and delay. Required Qualifications Experience in Verilog, Cadence Virtuoso, synthesis, and RTL design. Desired Qualifications Excellent communication skills. Special Instructions to Applicants
-
. Conocimientos en entornos de programación para control de convertidores: C/C++, Python, VHDL/Verilog para FPGAs o microcontroladores. Habilidad con software de diseño de PCBs como Altium Designer, KiCad, OrCAD o
-
, methodologies, tools, and techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets
-
, signal filtering, power filtering, PLLs, RF circuits, medium-speed digital, etc. Basic familiarity with small, low-power FPGAs and Verilog. Linux experience a plus. Demonstrate experience in schematic
-
, Communication Technology, or a similar field Knowledge or interest in digital signal processing and wireless communication systems (OFDM, MIMO, …) Proficiency in a hardware description language (VHDL or Verilog
-
work with our teams to develop a SPICE model for the Ferroelectric Tunnel Junction (FTJ). Further, it will be programmed with Verilog-A language and integrated with Spectra EDA. What you will do
-
target and accelerator research. Development and implementation of software based on programming languages C, Python, and programming languages for FPGAs, including VDHL and Verilog. Train and support
-
with digital circuit design in (System) Verilog. Experience with designing CPU and peripheral (sub-)systems. Experience with CPU software development environments. Experience with digital verification
-
of embedded machine learning, neuromorphic hardware and deep learning accelerators. Want to get more information? Click here. What you will do Responsible for RTL design (VHDL, Verilog) of digital blocks and
-
on design of mixed-signal circuits. - Valuable Knowledge of comercial design tools like Cadence / Synopsys, ADS. - Competence in computer architectures and digital system design with HDLs (Verilog or VHDL