Sort by
Refine Your Search
-
) for test automation; Experience with FPGA design and programming (e.g., VHDL, Verilog); PhD in Electrical Engineering, Applied Physics, or a related field with a focus on Hardware development. Personal
-
the interview, your motivation for applying to this role will be explored. Microelectronics background, including digital integrated circuit modelling languages (e.g. VHDL, Verilog, SystemVerilog and SystemC) and
-
, methodologies, tools, and techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets
-
in the State of California is a condition of employment. Preferred qualifications: Teaching experience with VHDL or Verilog Programming for Xilinx, or an engineering class Electrical Engineering
-
CSU-related work outside California. Working in the State of California is a condition of employment. Preferred qualifications: Teaching experience with VHDL or Verilog Programming for Xilinx
-
with VHDL or Verilog Programming for Xilinx, or an engineering class Electrical Engineering industry or research experience Experience with ABET reporting Demonstrated commitment to actively engaging
-
with VHDL or Verilog Programming for Xilinx, or an engineering class Electrical Engineering industry or research experience Experience with ABET reporting Demonstrated commitment to actively engaging
-
qualifications: Teaching experience with VHDL or Verilog Programming for Xilinx, or an engineering class Electrical Engineering industry or research experience Experience with ABET reporting Demonstrated
-
, Communication Technology, or a similar field Knowledge or interest in digital signal processing and wireless communication systems (OFDM, MIMO, …) Proficiency in a hardware description language (VHDL or Verilog
-
qualifications: Teaching experience with VHDL or Verilog Programming for Xilinx, or an engineering class Electrical Engineering industry or research experience Experience with ABET reporting Demonstrated