Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- California State University San Marcos
- The California State University
- Fraunhofer-Gesellschaft
- UNIVERSIDAD POLITECNICA DE MADRID
- Eindhoven University of Technology (TU/e)
- Inria, the French national research institute for the digital sciences
- University of California
- AGH University of Krakow
- Chapman University
- Delft University of Technology (TU Delft); yesterday published
- European Space Agency
- IMEC
- Instituto Superior Técnico
- International Iberian Nanotechnology Laboratory (INL)
- Lawrence Berkeley National Laboratory
- Nantes Université
- Nanyang Technological University
- Nature Careers
- North Carolina State University
- Oak Ridge National Laboratory
- Radix Trading LLC
- The Ohio State University
- The University of Western Australia
- Ulster University
- Universitat Politècnica de Catalunya (UPC)- BarcelonaTECH
- University of Colorado
- University of Cyprus
- University of Delaware
- University of Illinois at Urbana Champaign
- University of Southern Denmark
- 21 more »
- « less
-
Field
-
Verilog description. Work Plan - Become familiar with the design flow in Workcraft - Become familiar with Signal Transition Graph (STG) design - Become familiar with specifying state machines in Verilog
-
instructor of record or the equivalent in a US academic setting. Knowledge of Verilog (hardware description language) programming is required evidenced in transcript. The ideal candidate will have a Ph.D. in
-
en C/C++ o lenguajes de programación similares. - Lenguajes de descripción de hardware como VHDL o Verilog/SystemVerilog. --------------- - Embedded software programming in C/C++ or similar programming
-
Inria, the French national research institute for the digital sciences | Paris 15, le de France | France | 2 days ago
with compact modeling of devices using verilog-A Preferably, prior experience with CMOS tape-outs OR a familiarity with printed processes and device characterization Ability to perform literature surveys
-
Inria, the French national research institute for the digital sciences | Paris 15, le de France | France | 2 days ago
using verilog-A Preferably, prior experience with CMOS tape-outs OR a familiarity with printed processes and device characterization Ability to perform literature surveys and understand state-of-the-art
-
at HDL:VHDL and/or Verilog level. Specific Requirements Knowledge: Analog microelectronic design. Digital microelectronic design. Professional Experience: Design of analog microelectronic circuits at layout
-
to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software
-
engineering/electronics engineering, or a related field will be advantageous, along with knowledge of the following: *low-power circuits/system design for ASIC, *Verilog based FPGA based system design
-
of comercial design tools like Cadence / Synopsys. - Competence in computer architectures and digital system design with HDLs (Verilog or VHDL). - Knowledge heterogeneous integration or chiplet design. Currently
-
system design with HDLs (Verilog or VHDL). - Knowledge heterogeneous integration or chiplet design. Currently, pursuing a master's degree with specific content on electronic design, the work can be used as