Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- National University of Singapore
- Pennsylvania State University
- Brookhaven Lab
- Fraunhofer-Gesellschaft
- The University of Queensland
- Delft University of Technology (TU Delft)
- Ghent University
- UNIVERSIDAD POLITECNICA DE MADRID
- University of Southern California
- ; Manchester Metropolitan University
- Autonomous University of Madrid (Universidad Autónoma de Madrid)
- Battelle
- Forschungszentrum Jülich
- INESC ID
- Inria, the French national research institute for the digital sciences
- International Iberian Nanotechnology Laboratory (INL)
- Johnson & Wales University
- Lawrence Berkeley National Laboratory
- Macquarie University
- Manchester Metropolitan University
- Max Planck Institute of Molecular Cell Biology and Genetics, Dresden
- National University of Science and Technology POLITEHNICA Bucharest
- Princeton University
- Purdue University
- Radboud University
- Radix Trading LLC
- Sheffield Hallam University
- Ulster University
- University of Birmingham
- University of California Berkeley
- University of Delaware
- University of Texas at Austin
- University of Twente (UT)
- Virginia Tech
- Warsaw University of Technology
- Woods Hole Oceanographic Institution
- Yale University
- 28 more »
- « less
-
Field
-
management systems (BMS) Prior high voltage training and working experience Experience operating battery test equipment (Aerovironment, Arbin) Experience with embedded C/C++ and VHDL/Verilog firmware languages
-
battery test equipment (Aerovironment, Arbin) a plus Experience with embedded C/C++ and VHDL/Verilog firmware languages a plus Prior high voltage training and working experience a plus Working location will
-
design, experience in hardware description language (either Verilog or VHDL) is highly appreciated, as the candidate is expected to deliver efficient design of advanced features in upcoming WiFi standards
Searches related to verilog
Enter an email to receive alerts for verilog positions