Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- National University of Singapore
- Pennsylvania State University
- Brookhaven Lab
- Fraunhofer-Gesellschaft
- The University of Queensland
- Delft University of Technology (TU Delft)
- Ghent University
- UNIVERSIDAD POLITECNICA DE MADRID
- University of Southern California
- ; Manchester Metropolitan University
- Autonomous University of Madrid (Universidad Autónoma de Madrid)
- Battelle
- Forschungszentrum Jülich
- INESC ID
- Inria, the French national research institute for the digital sciences
- International Iberian Nanotechnology Laboratory (INL)
- Johnson & Wales University
- Lawrence Berkeley National Laboratory
- Macquarie University
- Manchester Metropolitan University
- Max Planck Institute of Molecular Cell Biology and Genetics, Dresden
- National University of Science and Technology POLITEHNICA Bucharest
- Princeton University
- Purdue University
- Radboud University
- Radix Trading LLC
- Ulster University
- University of Birmingham
- University of California Berkeley
- University of Delaware
- University of Texas at Austin
- University of Twente (UT)
- Virginia Tech
- Warsaw University of Technology
- Woods Hole Oceanographic Institution
- Yale University
- 27 more »
- « less
-
Field
-
systems. Strong written and oral technical communication skills. Preferred Qualifications: Experience with Xilinx FPGA development tools (Vivado) and Hardware Description Languages such as Verilog and/or
-
on computer architectures and digital system design with HDLs (Verilog or VHDL). • Embedded systems programming with C/C++ • Digital embedded system design based on microproccesors and microcontrollers
-
Max Planck Institute of Molecular Cell Biology and Genetics, Dresden | Dresden, Sachsen | Germany | about 2 months ago
hardware description language (VHDL, Verilog, …). Our offer Salary corresponding to qualification and experience according to TVöD Bund (German civil service tariff). The initial contract is for 2 years with
-
. The functionality must be described in Verilog for implementation on Intel/Altera FPGAs. The design must be validated through logic simulation, followed by testing on an FPGA platform. BINDING LEGISLATION Law 40/2004
-
of experience, or Master’s degree Demonstrated success creating digital designs with Verilog or VHDL Solid understanding of computer architecture Demonstrated skills with scripting, revision control, and
-
++, Verilog, or scripting to support and enhance capabilities for software defined radios and to satisfy project objectives. Perform analysis and characterization of GPS/GNSS data using established software
-
components in hardware description languages specific for analog or digital modeling (Verilog-A and Verilog/SystemVerilog, perform or contribute to full-custom or automated from RTL code physical ASIC design
-
(for example, FreeRTOS) or multi-threaded programming. Programming FPGAs in Verilog. Electronic design using Altium Basic soldering and wire crimping skills. Experience working at sea NON-ESSENTIAL FUNCTIONS: As
-
of OFDM-based wireless systems. You will be responsible for designing and implementing baseband processing algorithms, creating hardware designs in Verilog and/or VHDL, and utilizing Xilinx tools for FPGA
-
., RS-485, CAN bus communications); Experience in FPGA design flow (i.e., VHLD or Verilog synthesis) Experience in generic analog front-end design for sensors (i.e., Capacitive, Resistive or Optical