Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- Fraunhofer-Gesellschaft
- Pennsylvania State University
- Brookhaven Lab
- National University of Singapore
- The University of Queensland
- Lawrence Berkeley National Laboratory
- University of Southern California
- ;
- Autonomous University of Madrid (Universidad Autónoma de Madrid)
- Battelle
- California State University San Marcos
- Delft University of Technology (TU Delft)
- Forschungszentrum Jülich
- International Iberian Nanotechnology Laboratory (INL)
- Johnson & Wales University
- Macquarie University
- Manchester Metropolitan University
- Max Planck Institute of Molecular Cell Biology and Genetics, Dresden
- National University of Science and Technology POLITEHNICA Bucharest
- North Carolina State University
- Princeton University
- Purdue University
- Radix Trading LLC
- UNIVERSIDAD POLITECNICA DE MADRID
- Ulster University
- University of California
- University of Delaware
- University of Michigan
- University of Texas at Austin
- University of Utah
- Virginia Tech
- Warsaw University of Technology
- Woods Hole Oceanographic Institution
- Yale University
- 25 more »
- « less
-
Field
-
of embedded machine learning, neuromorphic hardware and deep learning accelerators. Want to get more information? Click here. What you will do Responsible for RTL design (VHDL, Verilog) of digital blocks and
-
UltraScale+ RFSoC, Altera Cyclone SoC); Good knowledge of C/C++ and familiarity with Verilog/VHDL HDL and communication between FPGA and CPU cores. The experiment control and automation of routine experimental
-
towards a better solution > Proficiency with Python for unit testing > Experience coding in VHDL /verilog > Used Xilnix and/or Altera FPGAs > Familiar with Modelsim > Previously worked on large FPGA stratix
-
(requirements, design, implementation and test) of FPGA Design and/or ASIC Design. Knowledge of SystemVerilog, Verilog and/or VHDL. Experience with verification languages (UVM, SystemVerilog, SystemC). Expertise
-
experience includes using MATLAB, GNU Radio, HDL Coder, REDHAWK, XMIDAS, VHDL/Verilog, C++, and/or Python for RF spectrum access applications. (2) Foundation in quantum mechanics, with additional emphases
-
circuit design experience preferred Know how to design circuit using one or more of the software listed (Cadence; Fluent use of LT-Spice, Verilog-A, Python, ADS, ICCAP, etc.) Know how to perform circuit
-
FieldEngineeringEducation LevelUndergraduate Skills/Qualifications Advanced skills în digital circuit design (Verilog), basic skills în programming (C) and scripting (tcl, bash). Linux OS. Specific Requirements Verilog, C
-
. Specific requirements of the candidate Applicants should have a strong background in cryptography, FPGA design, or embedded systems. Experience with hardware design (e.g., Verilog/VHDL), post-quantum
-
. The ideal candidate will have experience with MRI systems, pulse sequences, circuit board design, FPGA programming through Verilog or equivalent and construction of integrated electronics. This position will
-
environment. A working knowledge of hardware description languages, such as Verilog and VHDL. Experience with electronics simulation tools such as PSPICE Familiarity with semiconductor device development and