Sort by
Refine Your Search
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- Fraunhofer-Gesellschaft
- Pennsylvania State University
- Brookhaven Lab
- National University of Singapore
- The University of Queensland
- Lawrence Berkeley National Laboratory
- University of Southern California
- ;
- Autonomous University of Madrid (Universidad Autónoma de Madrid)
- Battelle
- California State University San Marcos
- Delft University of Technology (TU Delft)
- Forschungszentrum Jülich
- International Iberian Nanotechnology Laboratory (INL)
- Johnson & Wales University
- Macquarie University
- Manchester Metropolitan University
- Max Planck Institute of Molecular Cell Biology and Genetics, Dresden
- North Carolina State University
- Princeton University
- Purdue University
- Radix Trading LLC
- UNIVERSIDAD POLITECNICA DE MADRID
- University of California
- University of Delaware
- University of Michigan
- University of Texas at Austin
- Virginia Tech
- Warsaw University of Technology
- Woods Hole Oceanographic Institution
- Yale University
- 22 more »
- « less
-
Field
-
of embedded machine learning, neuromorphic hardware and deep learning accelerators. Want to get more information? Click here. What you will do Responsible for writing Verilog/ VHDL code for AI blocks Perform
-
, information technology or comparable with a master's or diploma degree Good knowledge in analog circuit design methodologies and signal integrity analysis Fundamental expertise in working with Verilog AMS
-
, focusing on Embedded Systems, or equivalent combination of education and experience 2+ Years of C++ and Verilog Programming experience. Proven EDA design experience (Altium or KiCAD) from schematic design
-
specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies. Analyze static, dynamic and complexity software tool outputs
-
specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies. Analyze static, dynamic and complexity software tool outputs
-
that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies
-
mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques
-
that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies
-
mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques
-
interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies. Analyze static, dynamic and complexity