Sort by
Refine Your Search
-
Listed
-
Category
-
Employer
- Carnegie Mellon University
- University of California
- California State University San Marcos
- Chapman University
- Lawrence Berkeley National Laboratory
- North Carolina State University
- Oak Ridge National Laboratory
- Radix Trading LLC
- The Ohio State University
- University of Delaware
- University of Illinois at Urbana Champaign
- Virginia Tech
- 2 more »
- « less
-
Field
-
design and development, with a strong understanding of Verilog, SystemVerlilog and other HDLs. Extensive experience in embedded software development, including C/C++/Rust programming for real-time
-
measure power and delay. Required Qualifications Experience in Verilog, Cadence Virtuoso, synthesis, and RTL design. Desired Qualifications Excellent communication skills. Special Instructions to Applicants
-
of the following: C, C++, VHDL, Verilog, Python, C#. You've built, analyzed, debugged, and/or tested bare-metal systems and are familiar with a CMSIS/HAL/specific peripheral driver. You have experience
-
of the following: C, C++, VHDL, Verilog, Python, C#. You’ve built, analyzed, debugged, and/or tested bare-metal systems and are familiar with a CMSIS/HAL/specific peripheral driver. You have experience
-
, methodologies, tools, and techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets
-
of the following: C, C++, VHDL, Verilog, Python, C#. You’ve built, analyzed, debugged, and/or tested bare-metal systems and are familiar with a CMSIS/HAL/specific peripheral driver. You have experience
-
, signal filtering, power filtering, PLLs, RF circuits, medium-speed digital, etc. Basic familiarity with small, low-power FPGAs and Verilog. Linux experience a plus. Demonstrate experience in schematic
-
target and accelerator research. Development and implementation of software based on programming languages C, Python, and programming languages for FPGAs, including VDHL and Verilog. Train and support
-
-Level Synthesis (HLS) implementations. Working knowledge of C++/C, Python, Verilog. Motivated self-starter with the ability to work independently and to participate creatively in collaborative teams
-
. Demonstrated programming experience in Python and C/C++ or Verilog, SystemVerilog. Excellent oral and written communication skills. Ability to work productively independently and collaboratively as part of a