Sort by
Refine Your Search
-
Category
-
Employer
-
Field
-
. The functionality must be described in Verilog for implementation on Intel/Altera FPGAs. The design must be validated through logic simulation, followed by testing on an FPGA platform. BINDING LEGISLATION Law 40/2004
-
., RS-485, CAN bus communications); Experience in FPGA design flow (i.e., VHLD or Verilog synthesis) Experience in generic analog front-end design for sensors (i.e., Capacitive, Resistive or Optical
Searches related to verilog
Enter an email to receive alerts for verilog positions