-
phase (April 2025 – December 2028), the TRR404 offers several PhD and Postdoc positions with starting dates from April 1, 2025 onwards. All vacancies can be found here: https://cfaed.tu-dresden.de/trr
-
of FPGA designs, including timing analysis, code coverage and coding rule checks Support FPGA integration on target hardware Create design documentation in compliance with internal and external normative
-
applications for a PhD position (m/f/d, E13 TV-L, 66%) The position is expected to be filled from the 1st of June 2025 and the appointment will be for 3 years. The position is a “wissenschaftliche
-
of ASIC/ FPGA SoC architecture and digital design Proficiency in hardware description languages such as System Verilog, Verilog, or VHDL Programming knowledge in Python and C Experience on frontend and