2 rtl "the" Postdoctoral positions

Post-doc Researcher in formal modeling of microarchitectures for timing analysis of embedded systems H/F

CEA | Corbeil Essonnes, le de France | France | 2 months ago

-V processors. These microarchitectures are generated by a flow from a partner that automatically infers synthesizable Register Transfer Level (RTL) representations of processors from their Instruction

Postdoctoral Research Felllow in FPGAs and Networks

King Abdullah University of Science and Technology | Saudi Arabia | about 7 hours ago

topics. Candidates should have some experience working with FPGAs as well as an understanding of computer networks. Experience with both RTL and HLS design is favoured. The ideal candidate would have some