Sort by
Refine Your Search
-
Inria, the French national research institute for the digital sciences | Villeurbanne, Rhone Alpes | France | about 2 hours ago
arithmetic cores for FPGAs). The team hosts 6 faculty, 6 PhD students, 3 postdocs, 2 engineer, and multiple research interns. Additional information can be found on team website: https://team.inria.fr/emeraude
-
role in intracellular transport. As such, they play an important role in nuclear positioning. Our team is studying, in a developmental context, how multiple microtubule networks cooperate to position
-
), Department for Scalable Data Analytics and Artificial Intelligence (ScaDS.AI Dresden) the Chair of Adaptive Dynamic Systems offers a position as PhD Student / Research Associate in FPGA Design for AI
-
by two mentors within the SPACER project, and will have multiple opportunities to participate in professional and personal development training. Through her/his work she/he will gain a unique skill-set
-
architecture degrees, and one of only three universities in the nation to offer BLA, MLA, and PhD degrees. The new Environmental Design (BA/BS) degree has expanded the value of an environmental design education
-
staff position within a Research Infrastructure? No Offer Description About the SnT The University of Luxembourg is an international research university with a distinctly multilingual and
-
The Faculty of Engineering, Department Industriële ingenieurswetenschappen, is looking for a PhD-student with a doctoral grant. More concretely your work package, for the preparation of a doctorate
-
opportunities for embedding storage at multiple points within the HVDC architecture—on the AC side, DC side, or directly within converter submodules. The research will tackle several key technical, economic, and
-
operation of autonomous systems in complex, real-world conditions. This PhD project aims to develop resilient Position, Navigation and Timing (PNT) systems for autonomous transport, addressing a critical
-
experimentation with implementations of algorithms easier, you will leverage our existing approach to generate code from a single source code for multiple architectures and accelerators, called SaC. You will join a