Sort by
Refine Your Search
-
Listed
-
Program
-
Employer
-
Field
-
month: approx 3300 € (Postdoc grant) Hiring conditions: International mobility Selection process Candidates must send their application by email to alexandre.mayer@unamur.be (copy to olivier.deparis
-
. University-level teaching experience in Dutch linguistics is an asset. You have a native-level command of Dutch. You are a team player with strong communication skills and initiative. Selection process For
-
closely related field, with a strong quantitative background and an affinity for biological processes. •A solid background in multiscale modeling is essential, preferably including gene regulatory network
-
commitment to basic research are invited to apply. Please complete the online application procedure and include a CV, a list of publications, a summary of past research and the contact information of 2 to 3
-
scientific innovation and execution of nanopore-related research, including processing, packaging, fluidics, and chemistry Maintain a comprehensive overview of the nanopore research landscape and identify
-
for Belgium, i.e. not have resided or carried out their main activity in Belgium for more than 24 months during the 36 months prior to their engagement. Selection process Composition of an application file in
-
. Using innovative stem cell-based embryo models such as blastoids, CRISPR perturbations, microscopy and single-cell omics, the researcher will uncover fundamental processes essential for human development
-
processes that lead to the generation of atomic oxygen in a non-thermal plasma environment. • Study the effects of atomic oxygen beams on the surfaces of cultural heritage objects. • Collaborate closely
-
international research environment at UCLouvain •Opportunities to collaborate with leading groups in quantum materials and thermoelectrics Selection process Application Procedure To apply, please send
-
Engineering, or Computer Science, with relevant industrial or academic experience in digital hardware design, system modeling, and/or uArchitecture research. You are experienced in RTL design flows (Verilog