Sort by
Refine Your Search
-
topics. Candidates should have some experience working with FPGAs as well as an understanding of computer networks. Experience with both RTL and HLS design is favoured. The ideal candidate would have some
-
multilayer PCB, FPGA programming, embedded systems, and preferably ASIC-design. Knowledge in Systems Engineering, particularly in Space and Defence is highly regarded. You will also demonstrate personal
-
properties of matter. This includes developing technologies such as gas/liquid ionization detectors, cutting-edge FPGA-based electronics, and sophisticated digital signal processing systems. Position Overview
-
developing integrated systems to automate the acquisition and interpretation of neutron scattering data. You will contribute to the development of FPGA tools for real-time processing of live neutron
-
one of the French and European university leaders in the field of hardware security. It is internationally recognised for its work on random number generation in integrated circuits (ASIC and FPGA). It
-
, single-atom catalysts), analytical instrumentation (including electronics and LabVIEW FPGA programming), finite element modelling using COMSOL Multiphysics, and in-situ/operando spectroscopy, among other
-
developing integrated systems to automate the acquisition and interpretation of neutron scattering data. You will contribute to the development of FPGA tools for real-time processing of live neutron
-
metal-organic frameworks, 2D/hierarchical structures, nanoparticles, single-atom catalysts), analytical instrumentation (including electronics and LabVIEW FPGA programming), finite element modelling using
-
setups, large-scale data acquisition and analysis, FPGA programming skills, and knowledge of Python and C++ are important assets. The project is highly interdisciplinary (microtechnology/electronics
-
outreach events related to antenna design, channel modeling, FPGA's programming, and satellite communication, inspiring young generations to be interested in related topics. Design phased array design using