The page you are requesting does not exist. You can start your search here!
-
topics. Candidates should have some experience working with FPGAs as well as an understanding of computer networks. Experience with both RTL and HLS design is favoured. The ideal candidate would have some
-
coarse grained reconfigurable arrays (CGRAs), virtualisation of FPGAs using partial reconfiguration, and accelerator support for machine learning. Postdocs at KAUST enjoy generous salaries and free
Searches related to fpga asic vhdl
Enter an email to receive alerts for fpga-asic-vhdl positions