Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Employer
- University of Groningen
- Fraunhofer-Gesellschaft
- Newcastle University
- Universidade de Vigo
- University of Southern Denmark
- Cranfield University
- Delft University of Technology (TU Delft); yesterday published
- Eindhoven University of Technology (TU/e)
- Ghent University
- Technical University of Denmark
- The University of Alabama
- The University of Edinburgh
- Trinity College Dublin
- University of Antwerp
- University of Siegen
- University of Trento
- University of Twente
- Universität Siegen
- Uppsala universitet
- Vrije Universiteit Amsterdam
- Vrije Universiteit Amsterdam (VU)
- Vrije Universiteit Brussel
- 12 more »
- « less
-
Field
-
leverage the power of field-programmable gate arrays (FPGA) to deploy machine learning models on the edge with low latency and high energy efficiency. This added intelligence will enable the rapid evaluation
-
of embedded machine learning, neuromorphic hardware and deep learning accelerators. Want to get more information? Click here. What you will do Responsible for RTL design (VHDL, Verilog) of digital blocks and
-
strategies for programming, modeling, and integrating reconfigurable/spatial architectures, such as FPGAs and ML accelerators, within heterogeneous ICT ecosystems. Reconfigurable and Spatial hardware, such as
-
, Computer Science, or related field with excellent grades. Sound knowledge of computer hardware design and synthesis tools (ASIC, FPGA). Good programming and scripting skills. Excellent English communication
-
synthesis tools (ASIC, FPGA). Good programming and scripting skills. Excellent English communication, presentation, and writing skills. Must be a team player. Knowledge of computing-in-memory is an added
-
design and synthesis tools (ASIC, FPGA). Good programming and scripting skills. Excellent English communication, presentation, and writing skills. Must be a team player. Knowledge of computing-in-memory is
-
Research Group at Newcastle University with next-generation Field Programmable Gate Array (FPGA) hardware technologies i.e. OpenFPGA. Number Of Awards 1 Start Date 1st October 2026 Award Duration 4 Years
-
Programmable Gate Array (FPGA) hardware technologies i.e. OpenFPGA. Number Of Awards 1 Start Date 1st October 2026 Award Duration 4 Years Sponsor EPSRC Supervisors Tousif Rahman Rishad Shafik Alex Yakovlev
-
of distributed MIMO, and/or coordinated multi-AP operation (under study in the Wi-Fi 8 standardisation workgroup), using Hardware Description Language on FPGA, based on the open-source openwifi project (https
-
interface that leverages a biomimetic muscle-stretch feedback model implemented on a low-power, real-time FPGA-based system. If you are eager to combine fundamental sensorimotor research with advanced