Sort by
Refine Your Search
-
Listed
-
Category
-
Program
-
Employer
- Carnegie Mellon University
- Oak Ridge National Laboratory
- Pennsylvania State University
- California Institute of Technology
- University of California
- Lawrence Berkeley National Laboratory
- The Ohio State University
- California State University San Marcos
- Harvard University
- Indiana University
- Purdue University
- San Jose State University
- University of Cincinnati
- Virginia Tech
- Argonne
- Brookhaven Lab
- Florida Atlantic University
- Imperial College London
- Montana State University
- New York University
- Radix Trading LLC
- SUNY Oswego
- SUNY University at Buffalo
- Stanford University / SLAC National Accelerator Laboratory
- The Chinese University of Hong Kong
- The University of Alabama
- Towson University
- Tulane University
- University of Illinois at Urbana Champaign
- University of Massachusetts
- University of Michigan
- University of Michigan - Ann Arbor
- University of North Texas at Dallas
- University of Pittsburgh
- University of San Francisco
- University of Southern California
- University of Southern California (USC)
- University of Washington
- 28 more »
- « less
-
Field
-
. Experience with algorithm design, embedded DSP development, multithreaded programming, GPU development, SDR hardware platforms, FPGA development, and/or Linux-based designed tools is desired. Representative
-
, methodologies, tools, and techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets
-
that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies
-
techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze
-
mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques
-
that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies
-
to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software
-
techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze
-
mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques
-
Institute. They will interact with DataSig’s scalable computation objective of extending our RoughPy framework to support GPU/FPGA acceleration for real-time stream processin. The successful candidates will