Sort by
Refine Your Search
-
Listed
-
Category
-
Program
-
Employer
-
Field
-
Python and/or MATLAB; familiarity with HDL (VHDL/Verilog) and FPGA design tools, e.g. Xilinx Vivado, Viti, is considered a plus Previous involvement in ESA, EU or other publicly funded research projects
-
, microarchitecture, and hardware/software co-design. Experience with RTL design (Verilog/SystemVerilog/VHDL) and integrating TLM with RTL for hybrid simulation environments is a plus. Familiarity with standard
-
monitoring will also be integrated into this PhD. Thermal prediction models are currently implemented on a Field Programmable Gate Array (FPGA), while the thermal PI controller (which will be further developed
-
synchronization techniques enabling full duplex or simultaneous communication-sensing operation Implement the proposed techniques on the 6GSPACE Lab testbeds (SDR/FPGA/RFSoC based platforms and NTN channel
-
of distributed MIMO, and/or coordinated multi-AP operation (under study in the Wi-Fi 8 standardisation workgroup), using Hardware Description Language on FPGA, based on the open-source openwifi project (https
-
complete solutions provider that can manage the full product lifecycle – serving start-ups, SMEs and established OEMs as well as universities. Our highly experienced ASIC development team realizes over 600
-
and algorithms for event-based fusion of two physically-colocalized event-based and depth vision sensors, simulate and analyse these models, and explore possibilities to realize them in CMOS ASICs
-
recommended. Strong background in computer architectures and embedded platforms (ARM Cortex-M, NPU, FPGA, embedded GPU), e.g., via academic courses and/or project courses Research experience (e.g., through a