Sort by
Refine Your Search
-
. This includes a combination of custom designed and built parts and vendor produced components developed by a collaboration of the NSLS-II scientific, engineering, and technical staff. As many of these instruments
-
reports, and punch lists. Work with contract managers and project controls staff to track progress and resolve issues. Required Knowledge, Skills, and Abilities: Bachelor’s degree in an engineering
-
something bigger? Brookhaven National Laboratory’s (BNL) Facilities & Operations (F&O) Directorate is looking for a driven and dedicated Stationary Engineer to join our Energy & Utilities Division—the team
-
secondary electron detector for surface imaging at the atomic scale, and hybrid-pixel detector for 4D-STEM. The second STEM will be an ultra-high vacuum environmental STEM with nine orders of magnitude
-
candidates should have a major in electrical engineering, computer science, or applied mathematics. A background in electric power systems modeling and simulation and data analytics and machine learning
-
processes. POSITION DESCRIPTION: We are seeking an experienced Internal Auditor with expertise in data analytics and IT General Controls (ITGC). In this hybrid role, you will plan and execute audits across
-
at Brookhaven Lab and to maintain the expertise and facilities in specialized high technology areas essential for this work. Development of facilities is motivated by present Brookhaven research programs and
-
responsible for the Instrumentation Department, the Accelerator Science and Technology Department, and two new departments which will comprise the microelectronics and quantum information science and technology
-
, or related, Certificates from other academic institutions or professional institutions. Experience with configuration management, system design documentation, and engineering change processes
-
Minimum seven (7) years progressively responsible related work experience Experience with specificity of MAPS technology designed and developed using CMOS process families Familiarity with ASIC design