Sort by
Refine Your Search
-
this initiative, 15 early-stage doctoral candidates (DCs) will be trained through a comprehensive, interdisciplinary program spanning material science, device physics, computer architecture, hardware prototyping
-
this initiative, 15 early-stage doctoral candidates (DCs) will be trained through a comprehensive, interdisciplinary program spanning material science, device physics, computer architecture, hardware prototyping
-
this initiative, 15 early-stage doctoral candidates (DCs) will be trained through a comprehensive, interdisciplinary program spanning material science, device physics, computer architecture, hardware prototyping
-
this initiative, 15 early-stage doctoral candidates (DCs) will be trained through a comprehensive, interdisciplinary program spanning material science, device physics, computer architecture, hardware prototyping
-
in the activities of the Spatial Heritage Research Group. For teaching duties, the candidate will, in consultation, be involved in the Art History BSc program, in the Architecture History or Art
-
History BSc program, in the Architecture History or Art History master programs. Teaching will take place in 2nd, 3rd, and 4th year. The candidate is required to reside in the Netherlands, preferably near
-
for tabular-native models. This can involve, for example, studying new TRL model architectures, serialization and tokenization techniques, among others. A strong interest and background in AI and/or NLP
-
analysis systems, to ensure safe and trustworthy results. This can involve research questions from NLP and AI like model robustness and guardrails, human-computer interaction such as interpretability and
-
Charger). In this role, you will design scalable power converters and intelligent BMS architectures for mobile charging platforms, contributing to the prototyping and real-life testing of a modular mobile
-
. They can be constrained by either compute power or memory bandwidth. This information can be used to calculate the theoretical maximum energy efficiency of an algorithm that is run on an architecture