Sort by
Refine Your Search
-
university closure days and 8 bank holidays (pro rata for part time roles), a generous pension, access to world-class leisure facilities on campus, a range of travel schemes, and supportive family friendly
-
is a small but busy team who are responsible for the organisation of class tests and University exams, the organisation of the University’s Graduation ceremonies and award related activities. As part
-
opportunity will be responsible for the architecture and development of the 5G network functions within 5G/6GIC. The post holder will be an integral part of the 5G/6GIC testbed team. They will be required
-
) module if you are a registered V300 prescriber. Students complete these modules either as part of the MSc Advanced Clinical Practice programme, PGDip Primary and Community Care SPQ Community Children’s
-
encourage early applications. We reserve the right to close the application window early if we receive a high volume of qualified candidates. This project is part of the Knowledge Transfer Partnership (KTP
-
paced environment. They will be part of a highly collaborative team and required to demonstrate a friendly and efficient approach. This position will suit someone who likes a varied role where no two days
-
(2 years), part-time position. The primary focus of the role will involve supervising students at the off-site neutering clinics, in conjunction with other veterinary surgeons and an RVN. The neutering
-
interested in working on a part-time basis. What we can offer In return we offer a generous salary with a 10% salary uplift for MRCVS registered applicants, pension, relocation assistance where appropriate
-
Several exciting opportunities have arisen for Electrical and Senior Electrical Technicians to join the newly-restructured Maintenance Services team at the University of Surrey. Working as part of a
-
portable isotopologue and ppb sensing to deliver a step change in both performance and cost. This relies on adapting telecoms industry COTS components and software radio FPGA/DSP techniques towards a new all