Sort by
Refine Your Search
-
Category
-
Country
-
Program
-
Employer
- Fraunhofer-Gesellschaft
- California Institute of Technology
- Cranfield University
- European Space Agency
- Brookhaven Lab
- Edith Cowan University
- ICN2
- Lawrence Berkeley National Laboratory
- Monash University
- Oak Ridge National Laboratory
- RMIT UNIVERSITY
- RMIT University
- The Chinese University of Hong Kong
- University of Adelaide
- University of Alberta
- University of Cambridge
- University of Florida
- University of Manchester
- University of North Texas at Dallas
- University of Oklahoma
- University of Oxford
- 11 more »
- « less
-
Field
-
a significant impact on programs throughout the world that rely on state-of-the-art radiation detectors and readout electronics. We seek a motivated Senior ASIC Design Engineer to join our team as a
-
of ASIC/ FPGA SoC architecture and digital design Proficiency in hardware description languages such as System Verilog, Verilog, or VHDL Programming knowledge in Python and C Experience on frontend and
-
-generation AI hardware (ASIC) accelerators. The UK's Advanced Research Invention Agency (ARIA) is supporting an ambitious programme of work that aims to reduce the the cost of AI by more than 1000x: https
-
into the co-design of ultra-low-power AI hardware architectures tailored for edge computing applications. The research aims to develop neuromorphic processors, FPGA/ASIC-based AI accelerators, and intelligent
-
out technological research and development (R&D) in the field of integrated circuits (ASICs, ASSPs, FPGAs, microprocessors and microcontrollers). Duties Reporting to the Head of Section and within
-
to prototype PCB or ASIC designs to improve the reliability and performance of interconnects for in-house and external projects. You will additionally be responsible for the training and supervision
-
Services and Institute Compliance (ASIC) lead compliance professional and the Senior Director of Compliance to execute compliance assignments at both Campus and the Jet Propulsion Laboratory (JPL
-
multilayer PCB, FPGA programming, embedded systems, and preferably ASIC-design. Knowledge in Systems Engineering, particularly in Space and Defence is highly regarded. You will also demonstrate personal
-
wide range of markets such as automotive, industrial and aerospace. Fraunhofer IPMS has been developing IP cores as well as complete digital and analog ASICs for many years. In this work, Analog to
-
(or collaboration with experts in) ASIC design, high-bandwidth memory systems, ultra-speed data center networking, and related fields to push the boundaries of large-scale AI systems Applicants should have (i) a Ph.D