Sort by
Refine Your Search
-
Arlington, VA for an ASIC/FPGA Research Engineer – Digital Design, to perform front-end digital design of advanced ASIC or FPGA-based prototypes addressing problems of national importance. The Engineer will
-
of devices and circuit components - Contribute to design of ASIC within the scope of cryogenic operation Required knowledge, skills, and abilities: Requires a bachelor's degree in an engineering discipline or
-
Manage and conduct compliance assessments in accordance with ASIC policies and in line with an Effective Compliance and Ethics Program as documented in the United States Sentencing Commission (USSC
-
systems, computer architecture, computer vision, SOC and ASIC design, human-AI interaction, cyber-physical systems, cloud computing and big data, cybersecurity, and software design, but other related areas
-
. Reconfigurable AI-Embedded Systems – Develop adaptive FPGA/ASIC architectures that dynamically reconfigure based on AI workloads, optimising performance, energy efficiency, and functionality. AI for High
-
-track faculty position at the rank of Assistant Professor beginning in August 2026. Areas of particular interest include computer architecture, embedded systems, GPU architectures, SOC and ASIC design
-
Stanford University / SLAC National Accelerator Laboratory | Menlo Park, California | United States | about 19 hours ago
-the-Standard-Model searches using radioisotopes implanted in superconducting cryogenic sensors Development of ASIC electronics for sensor readout in cryogenic environments Nuclear structure measurements of 0𝜈ββ
-
-generation AI hardware (ASIC) accelerators. The UK's Advanced Research Invention Agency (ARIA) is supporting an ambitious programme of work that aims to reduce the the cost of AI by more than 1000x: https
-
into the co-design of ultra-low-power AI hardware architectures tailored for edge computing applications. The research aims to develop neuromorphic processors, FPGA/ASIC-based AI accelerators, and intelligent
-
Services and Institute Compliance (ASIC) lead compliance professional and the Senior Director of Compliance to execute compliance assignments at both Campus and the Jet Propulsion Laboratory (JPL