Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- IMEC
- University of Groningen
- California Institute of Technology
- Cranfield University
- European Space Agency
- Indiana University
- San Jose State University
- University College Cork
- University of Cincinnati
- University of Oxford
- University of Southern California
- University of Southern Denmark
- Brookhaven Lab
- CPPM
- Edith Cowan University
- Fraunhofer-Gesellschaft
- KEK
- Macquarie University
- Max Planck Institute for Physics, Garching
- Monash University
- Nanyang Technological University
- Nature Careers
- Stanford University / SLAC National Accelerator Laboratory
- The Chinese University of Hong Kong
- University of Alberta
- University of Cambridge
- University of Liège
- University of New South Wales
- University of North Texas at Dallas
- University of Oslo
- University of Southern California (USC)
- Université de Bordeaux - Laboratoire IMS
- 22 more »
- « less
-
Field
-
position within a Research Infrastructure? No Offer Description What you will do We are seeking a motivated engineer/ experienced ASIC architect to join our innovative team for definition and delivery
-
ASIC architect to join our innovative team for definition and delivery of testchips for new technology pathfinding. You will be involved in the definition and design of demonstrator test chips with focus
-
Arlington, VA for an ASIC/FPGA Research Engineer – Digital Design, to perform front-end digital design of advanced ASIC or FPGA-based prototypes addressing problems of national importance. The Engineer will
-
with a prime focus on performance (noise, power consumption) variation with Total Integrated Dose (TID) for gamma and neutron fluxes. The study focuses on both the analog and digital sections of the ASIC
-
sensing hardware platforms. Demonstrated experience in supervising the digital implementation of advanced DSP blocks on FPGA and ASIC platforms. Strong background in supporting the design and modelling
-
to participate in the detector and ASIC developments for beyond the HL-LHC upgrade. There will also be opportunities to participate in the ATLAS data analysis and in teaching at the university. A PhD in particle
-
and algorithms for event-based fusion of two physically-colocalized event-based and depth vision sensors, simulate and analyse these models, and explore possibilities to realize them in CMOS ASICs
-
of the digital ASIC-design flow is required: logic synthesis, timing analysis, power simulation, logic equivalence, DFT and/or P&R. Knowledge of FPGA-development is a plus. Knowledge of low-power designs is a plus
-
Intelligence for Complex Systems, the National Engineering & Technology Research Center for ASIC, and the Laboratory of Brain Atlas and Brain-inspired Intelligence. It has also jointly established several
-
The Application Specific Intelligent Computing (ASIC) Lab at USC’s Information Sciences Institute (USC’s ISI) invites applications for a post-doctoral position in Silicon Photonics, with a focus on