Sort by
Refine Your Search
-
Listed
-
Country
-
Employer
- Fraunhofer-Gesellschaft
- Eindhoven University of Technology (TU/e)
- Forschungszentrum Jülich
- University of Southern Denmark
- Delft University of Technology (TU Delft); yesterday published
- Eindhoven University of Technology (TU/e); Eindhoven
- Instituto de Telecomunicações
- KU LEUVEN
- University of Twente
- University of Twente (UT)
-
Field
-
CMOS nodes, it's incredibly difficult and power-hungry to design analog circuits that are perfectly linear, matched, and noise-free. The classic approach of over-designing the analog hardware is no
-
funds under the 2023.11981.PEX project reference. Scientific Area: Basic Sciences and Enabling Technologies Group: Integrated Circuits - Lx Work Objectives: This work plan addresses the problem of analog
-
will have a strong background in circuit design and experience with the IC design tapeout flow. Information The NanoComputing Research Lab in Integrated Circuits (IC) group within the Department
-
: Master in Electrical/Electronic Engineering with proven knowledge of analog/mixed-signal integrated circuits. Additional research/development experience in any of the following topics is a plus: hands-on
-
with the IC design tapeout flow. Information The NanoComputing Research Lab in Integrated Circuits (IC) group within the Department of Electrical Engineering of the Eindhoven University of Technology
-
. The ideal candidate will have a strong background in circuit design and experience with the IC design tapeout flow. Information The NanoComputing Research Lab in Integrated Circuits (IC) group within
-
investigate and develop innovative memory solutions in advanced CMOS technologies such as FDSOI. The development of integrated circuits also plays an important role in making these networked devices and their
-
neuromorphic hardware, this project will push into next-generation analog circuits and memristive devices, in collaboration with PGI-14. The goal is to train a system that leverages the intrinsic non-linear
-
for the best algorithm-hardware pair for a given problem. While we have a history of success in optimizing digital neuromorphic hardware, this project will push into next-generation analog circuits and
-
schematics, layout, test benches and simulation Design blocks as Op-amp, LDO, VCO, PLL, voltage or current reference circuits Develop innovative analog design solutions to enhance signal integrity, noise