Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Field
-
workflows for secure, scalable systems to create consistent and reliable software. This position also features a focus on hardware implementation of data exploitation algorithms on low size, weight and power
-
: The use of data science and AI methods and techniques within the security and cyber domain, with special focus on ethics and algorithmic transparency; Human-Technology Interaction: Developing robots
-
. Collaborating closely with component experts, we innovate at the system level to advance these technologies and bridge the gap between research and industry. Each system integrates a novel microchip or sensor
-
to: • Design, implement, and evaluate hardware solutions for secure and dependable edge AI accelerators. • Implement processes and algorithms on custom hardware. • Perform installations, set-up and deployment
-
are searching for motivated and talented Signal Processing Research and Development Engineers to join our Sensor Analysis and Data Modeling (SADM) Department at the Applied Research Laboratory (ARL) at Penn State
-
Your Job: This thesis focuses on designing, evaluating, and deploying algorithms for robot perception and control. The main task is predicting both self-motion and the motion of surrounding agents
-
-physiology and the development and application of remote sensing algorithms is highly essential. The candidate should be proficient in working with data from a range of satellite sensors, with particular
-
. This includes electro-optical systems, imaging systems, and a broad range of sensors. Collaborating with scientists and engineering teams to execute the full development lifecycle, from scope definition
-
with mid-frequency active sonar or underwater sensor systems. Proficiency with scientific programming and visualization tools (e.g., MATLAB, NumPy, Matplotlib) for data analysis, algorithm development
-
that develops advanced AI compute solutions involving AI models, algorithms, implementations, sensors and hardware for small scale edge up to large scale distributed and hybrid hardware architectures